




Technical Information Release Notice

單據編號	Ans000002769232				
Doc Type	Schematic	Date	2014/03/26		
Project Code	R13010-0	Customer	N/A		
Project Name	R1456	Revision	old : N/A		
Model Name	GC-1456PB;GA-R1456U;		new : 1.0		
P/N		IT Doc No	DR143015		
PCB Rev.	1.0	Check Sum	N/A		
P/N Description		Effected Class	<input type="radio"/> R <input checked="" type="radio"/> N <input type="radio"/> M		
			<input checked="" type="radio"/> A <input type="radio"/> B <input type="radio"/> C <input type="radio"/> D <input type="radio"/> E <input type="radio"/> F		
			<input type="radio"/> A <input checked="" type="radio"/> B		
Description	GC-1456PB and GA-R1456U 1.0 schematic first release.				
Remark	GC-1456PB and GA-R1456U 1.0 schematic first release.				
Approved By	969033 /林意能	2014/03/26 18:47:25	Applicant	TA110235 /謝勵志	2014/03/26 18:24:24
Research Management	975003 /金志潔	Validation Manager	/	Project Manager	/
	2014/03/27 13:40:25				




Circuit or PCB layout change Note


Rev.	Page	Change Item	Reason	Layout
0.2	13	Add eDP X2 X4 select function (GPIO68)		
0.2	16	Add GPU FAN PWM & TACH Add +V1.35 voltage control GPIO. Add ALC282 PD signal to GPI1		
0.2	21	Add 0805 0 ohm (R460) for KB_BK adjust		
0.2	21	Change C2353 footprint from 0805 to B2		
0.2	24	Add DDPB_CTRLDATA DDPB_CTRLDATA pull up resistor (HDR3 HDR5)		
0.2	30	Change +V_DIMM & +V1.05M choke form 7A to 11A.		
0.2	44	Fix 3V3_MAIN & 3V3_AON net short		
0.2	45	Add PEX_VDD delay circuit.		
0.2	48	Add 3V3_MAIN discharg circuit.		
0.2	48	Add 1x 4935N for FBVDDQ low side.		
0.2	49	Modify LAX1 footprint		
0.2	50	Fix mDP circuit error		
0.2	51	Swap SATA RX signal		
0.2	53	Fix SPDIF_IN- connect mistake.		
0.3	48	change Csen cap vale from 8.2nF to 33nF. footprint from 0402 to 0602.		
0.3	13 48	Modify GPU power discharg circuit.		
0.3	27	change CHR1 from 10m/1206 to 10m/2512		
0.3	27	Remove CHC4 CHQ2 and CHQ9 for layout space.		
0.3	27	Change CHC6 CHc13 footprint from 0402 to 0602. rated voltage from 6.3V to 25V.		
0.3	16	Swap BC GPA2 GPE23.		
0.3	16	Modify CPU prochot circuit.		
0.3	16	Add IVT1 connect for LED driver board.		
0.3	23	Change Marco Key solution from CYPRESS CY7C64215 to Hotek HT68FB560		
0.4	23	Change Marco Key HT68FB560 footprint from IC48QFN to IC48LQFP		
1.0	18	Change power button from MPTCFG-T-Q-T/R to NTC311-EC1T-A220T by ME request.		
1.0	52	Remove reserve component including R446 R447 C375 C376 C378 C377.		


Rev.	Page	Change Item	Reason	Layout



























Layout Note:
Place these Caps close to SO-DIMM





teknisi-indonesia





GIGABYTE TECHNOLOGY CORPORATION			
File	DDR3L_Channel-A		
Size	Document Number	Rev	
	GA-R1456U_GC-1456PB	1.0	
Date:	Thursday, March 27, 2014	Sheet	8 of 54

























Boot BIOS Strap		
BBS_BIT1	BBS_BIT0	Boot BIOS Location
1	1	SPI (Default)
0	1	Reserved (NAND)
0	0	LPC




teknisi-indonesia

V01 link +V1.05M PG will 00h shut, no matter NB671 or NB675
Change NA to 0, link PWROK to APWROK
X17_V02_20130829JASON









Title			
PCH_5-PWR			
Size	Document Number	Rev	
	GA-R1456U_GC-1456PB	1.0	
Date:	Thursday, March 27, 2014	Sheet	14 of 54








1. CLK to DATA & DATA to DAT | trace length \leq 100 mils
It is recommended that mismatch trace length between SD_DAT0~3, SD_CLK & SD_CMD and DATA trace is 100 mils with maximum.
2. These traces of characteristic impedance are $50 \pm 15\%$.
3. Via size: Pad \leq 24 mils, Finished hole \leq 12 mils.
4. Trace impedance = 50 ohm $\pm 10\%$


- 1.Pin 11(+V3.3S) / pin 12 (CARD_3V3) trace fixed width is 40mils (minimum).
- 2.Pin 27(3V3aux) trace fixed width is 30 mils (minimum).
- 3.Pin 10(AV12), pin 14(DV12S), pin 18 (DV33_18) trace fixed width is 20 mils(minimum). **Keep the trace routing lengths is limit to 200mils.**
- 4.Pin 9 (RREF) trace fixed width is 12 mils (minimum).
Keep the trace routing lengths is limit to 200mils.
- 5.Via size: Pad>=28 mils, Finished hole>=16 mils.



Hall Effect Micro Switch IC




Power_Button_Cnn






Touch_Pad

S9852A-41H1 Pin Assignment


PIN#	1	2	3	4	5	6
SIGNAL	Right	Left	GND	CLK	DATA	VCC



V10: change power button from MPTCFG-T-Q-T/R to NTC311-EC1T-A220T




HOLE276_118 x 12




PCB




GPU
M2.0 x H1.2mm stand off



CPU
M2.0 x H1.2mm stand off



For NGFF card
M2.0 x H2.4mm stand off



USB_Charging_Function

The schematic diagram illustrates the USB charging function circuit. Key components include the U75 USB controller, TPS2546RT/QRN16 USB-to-battery charger, and USB3_CON1 connector. The circuit is powered by +V5_UCF and USB_VCC. It includes various resistors (R1706, R1707, R1710, R1712, R1715, R1716, R1717, R1718, R1719, R1721, R1722, R1723, R1724, R1725, R1726, R1727, R1908, R1954) and capacitors (C2140, C2141, C2144, C2146, C2147, CL95). The circuit also features a system table and a note about the default current limit.

System	CTL1	CTL2	CTL3
S0	1	1	1
S3/S4/S5	0	0	1

Open drain output telling system when device is connected

Default => unlimited (2400mA)
AC Mode select LIM1 (2400mA)
Battery Mode select LIM0 (600mA)

copy from S1081

USB3_CON1

11NR_USB335_9_000-GB

[illegible]


GIGABYTE TECHNOLOGY CORPORATION

Title	USB2.0/USB3.0/UCF
-------	-------------------

Size	Document Number GA-R1456U GC-1456PB	Rev 1.0
------	---	-------------------

Date: Thursday, March 27, 2014 Sheet 19 of 54


Mini_PCIe:WiFi/BT






Del 1.5V rail, noused
X17_V02_20131003Jason




GIGABYTE TECHNOLOGY COPORATION			
file	MiniPCIe/msATA/WiFiBT/HDD/re-Driver		
size	Document Number	GA-R1456U_GC-1456PB	
date	Thursday, March 27, 2014	Sheet	20 of 54











V02 :change eDP connector by SI




teknisi-indonesia



GIGABYTE TECHNOLOGY COPORATION			
Title		eDP	
Size	Document Number	GA-R1456U_GC-1456PB	
Date:	Thursday, March 27, 2014	Sheet	22 of 54






TPM Module



GIGABYTE TECHNOLOGY COPORATION		
Title TPM		
Size	Document Number GA-R1456U_GC-1456PB	Rev 1.0
Date:	Thursday, March 27, 2014	Sheet 25 of 54

V03: Remove PAD1 2 3








teknisi-indonesia




GIGABYTE TECHNOLOGY COPORATION			
Title			
ChargerISL88732/Bat_CN/AC_In			
Size		Document Number	Rev
		GA-R1456U_GC-1456PB	1.0
Date		Thursday, March 27, 2014	Sheet 27 of 54







Start_Up



AC_In_0.5Watt



For_Battery_Check





GIGABYTE TECHNOLOGY CORPORATION

Title	Start_Up/Latch
-------	----------------



Size	Document Number
	GA-R1456U_GC-1456PB

Date: Thursday, March 27, 2014 Sheet 31 of 54




GTX870
10HB5-14N15E-10R/N15E-GT-A2/S

GTX860
10HB5-14N15P-20R/N15P-GX-B-A2/S



GPU FRAME BUFFER PARTITION A/B



GPU FRAME BUFFER PARTITION C

D

C

B


A

D


C


B


A




For GTX870 Design,the
FB_PLL_AVDD not need power
input for partition D.
















PAGE6: FRAME BUFFER PARTITION C DECOUPLING



PAGE11: GPU DECOUPLING
FBVDDQ





Place near GPU



3.3V Power Rail Decoupling						
GPU Package	Rail	Capacitor Type	Footprint	Population	Location	
GB28-64 GB48-128 GB3-256	3V3_MAIN	0.1uF	X6S 0402	2	2	Under GPU
		1 uF	X5R 0603	1	1	Near GPU
		4.7 uF	X5R 0603	1	1	Near GPU
GB28-64 GB48-128 GB3-256	3V3_AON	0.1uF	X6S 0402	1	1	Under GPU
		1 uF	X5R 0603	1	1	Near GPU
		4.7 uF	X5R 0603	1	1	Near GPU

Note: This table is for non-SLI mode. For SLI mode, please refer to the MIO Decoupling table.



GIGABYTE™

File
NV-GPU PWR Decoupling

Size
A3


Document Number
GA-R1456U_GC-1456PB

Rev
1.0


Date:
Thursday, March 27, 2014


Sheet
40 of 54

teknisi-indonesia



DACA / IFPX : NC





	GC6 1.0 Control Signal	GC6 2.0 Control Signal
GPIO 1	FB_CLAMP_MON	GC6_FB_EN
GPIO 2	FB_CLAMP_TGL_REQ#	GPU_EVENT#
GPIO 4	Reserve	PWR_EN
GPIO 23	Reserve	GPU_PEX_RST_HOLD#
CEC	NC	SYS_PEX_RST_MON#

	NVR(186,211,2,86), NVU6, NVDS,	NVR(177,212)
GC6 1.0	No Insert	STUFF
GC6 2.0	STUFF	No Insert










Figure 18-12. GC6 2.0 Implementation with GC6 1.0 Compatibility

PAGE19: GPU NVVDD, FBVDDQ, AND GND



INPUT POWER CAPPING




When PWR SRC=11.1A,the EDPc(A)=5.86A

	NVR(86)	NVR(85)
GC6 1.0	No Insert	STUFF
GC6 2.0	STUFF	No Insert

Del NVR90, because haven't
"MXM SPEC" for P35U.

PEX_VDD_PG



PEX_VDD_PG BOM Assignment

	NVR173	NVR90
GC6 1.0	STUFF	No Insert
GC6 2.0	No Insert	STUFF

De1 NVC401,NVC396,NVC390

N15E-GT
1.05V EDP Continuous=1.01A.
Peak=2.76A.





Table 1. OpenVReg Configurations

Products	OpenVR Config
N15E-GX /-GT	A

Table 1. PWM-VID Spec and Component Values

PWM-VID Specification				
	Config A	Config B	Config C	Config D
Vmin	V 0.6	0.6	0.65	0.9
Vmax	V 1.2	1.2	1.15	1.15
Vboot	V 0.875	0.9	0.9	1.028
Voltage Step Vstep	mV 6.25	6.25	25	12.5
Number of Voltage Levels N	level 96	96	20	20
PWM Frequency F _{PWM}	MHz 1.125	1.125	0.676	0.676
PWM Minimum Pulse Width T _{ON}	nF 9.26	9.26	74	74
VID Transient Time T	us <100	<100	<100	<100
Component Value				
R1 (1%)	KΩ 39	20	39	27
R2 (1%)	KΩ 39	20	30	7.5
R3 (1%)	KΩ 1.5	2	3	0
R4 (1%)	KΩ 30	18	24	6.2
R5 (1%)	KΩ 1.5	0	3	1.74
C	nF 1.5	2.7	1.8	5.6



N15E-GT
NVVDD EDP Continuous=76A.
Peak=135A.




+VBAT_NVIN PWR_SRC_NV




NVCT1 change to 47u
from 15u x2






+VBAT_NVIN
NVCT2 47u/FP/S/25V/66/30m/X
NVCT1 47u/FP/S/25V/66/30m/X

+VBAT_NVIN +VBAT_NVIN +VBAT_NVIN
NVCL8 15u/TP/25V/B/100m
NVCL11 15u/TP/25V/B/100m
NVCL13 15u/TP/25V/B/100m
V02


NVVDD
0.6 ~
1.2V
N14E-GE NVVDD
set OCP =EDP x1.5
1.5 x 73A=110Amp
R1596,R1491,R909=3.9K
set OCP =EDP peak 130Amp
R1596,R1491,R909=2.7K...134Amp









SEL "L" => A to B ; "H" => A to C




12,17,20,25,32,49 BUF_PLT_RST-
11 SATA1_CLKREQ-





SEL "L" => A to B ; "H" => A to C




12,17,20,25,32,49 BUF_PLT_RST-
11 SATA2_CLKREQ-




PEDET => NC-PCIE / GND-SATA




GIGABYTE TECHNOLOGY COPORATION			
Title	NGFF (Socket 3)		
Size	Document Number	Rev	
	GA-R1456U_GC-1456PB	1.0	
Date:	Thursday, March 27, 2014	Sheet	51 of 54



Audio Jack




Description: iPhone headphone jack adapter




4 pin 3.5mm (2.5mm) plug connector

Pin Number	Pin Name	Description
1	Tip	Left audio
2	Ring	Right audio
3	Ring	Common/Ground
4	Sleeve	Microphone




SN74LVC1G86 EXCLUSIVE-OR LOGIC FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L




Turn off SPDIF Power while no SPDIF plug.



GIGABYTE TECHNOLOGY COPORATION			
Title			
Phone Jack			
Size	Document Number		Rev
	GA-R1456U_GC-1456PB		1.0
Date:	Thursday, March 27, 2014	Sheet	53 of 54

tweeters



G1 and G2 are used to configure the input-to-output gain ratio.

Table 6. Amplifier Gain

G1	G2	Single-End Output Gain (OUT-LP/OUT-LN) (OUT-RP/OUT-RN)	Differential Output Gain (OUT-LP/OUT-LN) (OUT-RP/OUT-RN)
GND	GND	5dB	11dB
PVDD1	GND	8dB	14dB
GND	PVDD1	13dB	19dB
PVDD1	PVDD1	19dB	25dB